This article was downloaded by: [Florida International University] On: 22 December 2014, At: 18:30 Publisher: Taylor & Francis Informa Ltd Registered in England and Wales Registered Number: 1072954 Registered office: Mortimer House, 37-41 Mortimer Street, London W1T 3JH, UK



Click for updates

# International Journal of Electronics

Publication details, including instructions for authors and subscription information: http://www.tandfonline.com/loi/tetn20

# Wide tuning-range CMOS VCO based on a tunable active inductor

Hojjat Babaei Kia<sup>a</sup>, Abu Khari A'ain<sup>a</sup> & Ian Grout<sup>b</sup> <sup>a</sup> Department of Microelectronics and Computer Engineering, Faculty of Electrical Engineering, University Teknologi Malaysia,

81310 UTM Skudai, Johor, Malaysia

<sup>b</sup> Department of Microelectronics and Computer Engineering, Faculty of Electrical Engineering, University of Limerick, Ireland Published online: 20 Mar 2013.

To cite this article: Hojjat Babaei Kia, Abu Khari A'ain & Ian Grout (2014) Wide tuning-range CMOS VCO based on a tunable active inductor, International Journal of Electronics, 101:1, 88-97, DOI: 10.1080/00207217.2013.769188

To link to this article: <u>http://dx.doi.org/10.1080/00207217.2013.769188</u>

## PLEASE SCROLL DOWN FOR ARTICLE

Taylor & Francis makes every effort to ensure the accuracy of all the information (the "Content") contained in the publications on our platform. However, Taylor & Francis, our agents, and our licensors make no representations or warranties whatsoever as to the accuracy, completeness, or suitability for any purpose of the Content. Any opinions and views expressed in this publication are the opinions and views of the authors, and are not the views of or endorsed by Taylor & Francis. The accuracy of the Content should not be relied upon and should be independently verified with primary sources of information. Taylor and Francis shall not be liable for any losses, actions, claims, proceedings, demands, costs, expenses, damages, and other liabilities whatsoever or howsoever caused arising directly or indirectly in connection with, in relation to or arising out of the use of the Content.

This article may be used for research, teaching, and private study purposes. Any substantial or systematic reproduction, redistribution, reselling, loan, sub-licensing, systematic supply, or distribution in any form to anyone is expressly forbidden. Terms &

Conditions of access and use can be found at <u>http://www.tandfonline.com/page/terms-and-conditions</u>



### Wide tuning-range CMOS VCO based on a tunable active inductor

Hojjat Babaei Kia<sup>a</sup>\*, Abu Khari A'ain<sup>a</sup> and Ian Grout<sup>b</sup>

<sup>a</sup>Department of Microelectronics and Computer Engineering, Faculty of Electrical Engineering, University Teknologi Malaysia, 81310 UTM Skudai, Johor, Malaysia; <sup>b</sup>Department of Microelectronics and Computer Engineering, Faculty of Electrical Engineering, University of Limerick, Ireland

(Received 6 June 2012; final version received 11 November 2012)

In this paper, a wide tuning-range CMOS voltage-controlled oscillator (VCO) with high output power using an active inductor circuit is presented. In this VCO design, the coarse frequency is achieved by tuning the integrated active inductor. The circuit has been simulated using a 0.18- $\mu$ m CMOS fabrication process and presents output frequency range from 100 MHz to 2.5 GHz, resulting in a tuning range of 96%. The phase noise is -85 dBc/Hz at a 1 MHz frequency offset. The output power is from -3 dBm at 2.55 GHz to +14 dBm at 167 MHz. The active inductor power dissipation is 6.5 mW and the total power consumption is 16.27 mW when operating on a 1.8 V supply voltage. By comparing this active inductor architecture VCO with general VCO topology, the result shows that this topology, which employs the proposed active inductor, produces a better performance.

Keywords: wide tuning range; voltage-controlled oscillator; active inductor; phase noise; output power

#### 1. Introduction

The expansion of wireless communication systems (such as 3G cellular phones, wireless LAN, WPAN, RFID tags, GSM and CDMA) demands for low cost, high performance, small size and low power-integrated Radio Frequency (RF) transceivers. One of the challenging tasks in the design of RF transceiver is to implement a fully integrated voltage-controlled oscillator (VCO) with a wide tunable frequency range.

In RF transceiver designs, VCO is an important building block for frequency translation. The necessary performance criterion of the VCO for use in RF wireless application is low phase noise and a wide tuning range. In a conventional VCO topology, a passive spiral inductor is used to tune the VCO LC-tank. However, integrated passive spiral inductors have many disadvantages such as large area and a low quality factor (Q). These issues can be addressed by using a high quality factor active inductor (AI). The result is a decrease in circuit area and an increase in the inductance quality factor. Another advantage of the AI is an expansion in the tuning range. In a conventional VCO topology, the tuning range is achieved by changing the varactor capacitors within the LC-tank circuit. The changing ratio of the varactor is determined by the maximum-to-minimum capacitance ratio of the varactor ( $C_{var,max}/C_{var,min}$ ). For typical varactor capacitance ratios, the tuning range of an LC-tank VCO is limited to 30% (Lu, Hsieh, & Liao, 2006). To overcome the limitation of a restricted tuning range, an AI-based VCO is introduced. In this paper, a

<sup>\*</sup>Corresponding author. Email: hbkia10@gmail.com

novel circuit topology is proposed for a tunable AI. In the proposed circuit topology, the inductance can be adjusted to different values over a wide frequency range. The total frequency tuning range is 96%. Therefore, this VCO is very suitable for standard RF transceiver design.

This paper is organised as follows. Section 2 describes the design of AI circuit topology, and Section 3 presents a wide tuning range VCO. Section 4 provides circuit simulation results and finally, conclusions are given in Section 5.

#### 2. Active inductor architecture

CMOS AIs are commonly realised by using a gyrator-C topology as shown in Figure 1 (Bucossi & Becker, 2008; Fillaud & Barthelemy, 2008; Ismail & Olsson, 2003; Vema Krishnamurthy, El-Sankary, & El-Masry, 2010; Wei, Chiu, & Feng, 2005; Yang, Hsieh, & Tsai, 2010). It is composed of two transconductors  $G_{m1}$  and  $G_{m2}$  connected in feedback configuration, whilst  $C_1, g_1, C_L$  and  $g_L$  are the parasitic capacitances (*C*) and conductances (*g*) at nodes 1 and 2, respectively. The input admittance of the gyrator circuit  $Y_{in}$  is (Yuan, 2008):

$$Y_{\rm in} = \frac{1}{Z_{\rm in}} = g_1 + sC_1 + \frac{G_{m1}G_{m2}}{sC_L + g_L} \tag{1}$$

The gyrator circuit can be modelled by a resonator as shown in Figure 1. R, L and C are given by

$$L = \frac{C_L}{G_{m1}G_{m2}}, \ R = \frac{g_L}{G_{m1}G_{m2}}, \quad C = C_1, \quad g_p = g_1$$
(2)

The proposed AI circuit is shown in Figure 2(a), whilst Figure 2(b) shows the smallsignal equivalent circuit of the AI.

The input admittance,  $Y_{in}$ , which is derived from an analysis of the small-signal AC equivalent, is

$$Y_{\rm in} = C_1 \cdot s + g_{ds4} + Y_{\rm in2} \tag{3}$$

$$Y_{\text{in2}} = \frac{C_2 C_3 C_4 s^3 + \alpha s^2 + \beta s + \gamma}{C_2 C_3 C_4 R_f s^3 + \delta s^2 + \varepsilon s + \theta}$$
(4)

where  $\alpha$ ,  $\beta$ ,  $\gamma$ ,  $\delta$ ,  $\varepsilon$  and  $\theta$  are

$$\alpha = C_2 C_4 g_{m3} + C_2 C_3 g_{m4} + C_3 C_4 g_{ds1} + C_3 C_4 g_{m1}$$
<sup>(5)</sup>



Figure 1. (a) Gyrator circuit block diagram. (b) Equivalent RLC model of gyrator.



Figure 2. (a) AI circuit. (b) Small-signal equivalent circuit.

$$\beta = C_2 g_{m3} g_{m4} + C_4 g_{m3} g_{ds1} + C_4 g_{m1} g_{m3} + C_3 g_{m4} g_{ds1} + C_3 g_{m1} g_{m4} \tag{6}$$

$$\gamma = g_{m3}g_{m4}g_{ds1} + g_{m1}g_{m3}g_{m4} \tag{7}$$

$$\delta = C_2 C_4 g_{m3} R_{\rm f} + C_2 C_3 + C_3 C_4 g_{ds1} R_{\rm f} + C_2 C_4 + C_3 C_4 \tag{8}$$

$$\varepsilon = C_2 g_{m3} + C_4 g_{m3} g_{ds1} R_{\rm f} + C_3 g_{ds1} + C_4 g_{ds1} + C_4 g_{m3} \tag{9}$$

$$\theta = g_{m3}g_{ds1} \tag{10}$$

where  $C_i = C_{gsi}$  (i = 1, 2, 3, 4).

According to (3),  $R_s$  and  $L_{eq}$  can be extracted from real and imaginary part of  $Z_{in2}$  at low frequency, respectively. When  $Z_{in2} = \frac{1}{Y_{in2}}$  and we assume that  $g_{ds1} \ll g_{m1}$ , then

$$R_{s} = \operatorname{Re}[Z_{\text{in2}}(j\omega)] \approx \frac{g_{m3}g_{ds1}}{g_{m3}g_{m4}g_{ds1} + g_{m1}g_{m3}g_{m4}} \approx \frac{g_{ds1}}{g_{m1}g_{m4}}$$
(11)

$$L_{\rm eq} = {\rm Im}[Z_{\rm in2}(j\omega)] \approx \frac{C_2 g_{m3} + C_4 g_{m3}(1 + g_{ds1}R_f) + g_{ds1}(C_3 + C_4)}{g_{m3}g_{m4}g_{ds1} + g_{m1}g_{m3}g_{m4}} \approx \frac{C_2 + C_4(1 + g_{ds1}R_f)}{g_{m1}g_{m4}}$$
(12)

Equation (12) shows that the value of inductance can be controlled by varying  $R_{\rm f}$ . Typically  $(1 + g_{ds1} R_f)$  is designed to be a value greater than unity. In this design,  $g_{ds1} = 0.45 \text{ mA/V}, g_{m1} = 5.2 \text{ mA/V}$  and  $R_{f}$  is variable from  $0.5 \text{k}\Omega$  to  $20 \text{k}\Omega$ ; in this case



Figure 3. The simulated inductance of AI.

 $(1 + g_{ds1} R_f)$  will be variable from 1.225 to 9. This means that the inductance will be increased by increasing the factor of  $(1 + g_{ds1} R_f)$ .

And also according to (3),  $C_{eq}$  is equal to  $C_1 = C_{gs1}$  and  $R_p$  is  $\frac{1}{g_{ds4}}$ . The quality factor, Q, is (Yuan, 2008)

$$Q = \left(\frac{\omega L_{\rm eq}}{R_s}\right) \frac{R_p}{R_p + R_s \left[1 + \left(\frac{\omega L_{\rm eq}}{R_s}\right)^2\right]} \left[1 - \frac{R_s^2 C_p}{L_{\rm eq}} - \omega^2 L_{\rm eq} C_p\right]$$
(13)

According to Equations (11), (12) and (13),  $R_{f}$ ,  $g_{m1}$ ,  $g_{m3}$ ,  $g_{m4}$  and  $g_{ds1}$  have very important effect on quality factor.

The AI circuit has been simulated with Cadence Virtuoso Spectre using a 0.18- $\mu$ m Silterra CMOS technology. The inductance plot is shown in Figure 3. From this simulation, the best operating frequency for this *L* is 1–7 GHz. According to Figure 3, the peak value of *L* happened around 5.5 GHz. But by changing bias condition, this peak value will be changed. And also, by adjusting *L*, the frequency of peak point will be changed. The best performance of this circuit topology is linearity and adjustability range for *L*. Inductance can vary from a few nH to 100 nH. It can be adjusted to fixed value to suit frequency variations for a specific range. Feedback resistance,  $R_f$  connected to  $M_4$  acts as an additional inductance looking into the source terminal of  $M_4$  (Mukhopadhyay et al., 2005; Wei et al., 2005; Yang et al., 2010; Yuan, 2008).

#### 3. VCO design using AIs

Figure 4 shows the proposed VCO circuit. It is composed of two AIs in a cross-coupled configuration. In Figure 4,  $M_1$ ,  $M_2$ ,  $M_3$ ,  $M_4$ ,  $M_{10}$ ,  $M_{11}$ ,  $M_{12}$  and  $M_{13}$  are the main transistors within the AI, and  $M_5$ ,  $M_6$ ,  $M_7$ ,  $M_8$ ,  $M_9$ ,  $M_{14}$ ,  $M_{15}$ ,  $M_{16}$ ,  $M_{17}$  and  $M_{18}$  are the current source transistors for biasing AIs circuit.  $M_{19}$  and  $M_{20}$  are the cross-coupled configuration transistors.

The total parasitic capacitance of VCO is

$$C_{\text{total}} = C_{\text{gsNR}} + C_{\text{eq}} \tag{14}$$



Figure 4. Schematic of proposed LC-tank VCO based on AIs.

where  $C_{gsNR}$  is the gate-source capacitance of the cross-coupled negative resistance. The oscillation frequency is

$$\omega_0 = \frac{1}{\sqrt{L_{\text{eq.}}C_{\text{total}}}} \tag{15}$$

According to (Hajimiri & Lee, 1998, 2003) the total single-sideband phase noise spectral density of the VCO,  $\pounds(\Delta\omega)$ , is given by

$$\mathcal{E}(\Delta\omega) = 10\log\left(\frac{\frac{L_n^2}{\Delta f}\sum_{n=0}^{\infty}C_n^2}{4q_{\max}^2\Delta\omega^2}\right)$$
(16)

According to Parseval's equation:

$$\sum_{n=0}^{\infty} c_n^2 = \frac{1}{\pi} \int_0^{2\pi} |\Gamma(x)|^2 \mathrm{d}x = 2\Gamma_{\mathrm{rms}}^2$$
(17)

where  $\Gamma_{\rm rms}$  is the rms value of  $\Gamma(x)$ . Then, we have

$$\pounds(\Delta\omega) = 10\log\left(\frac{\Gamma_{\rm rms}^2}{q_{\rm max}^2} \cdot \frac{\frac{l_{\mu}^2}{\Delta f}}{2\Delta\omega^2}\right)$$
(18)

This equation is the phase noise spectrum of an arbitrary oscillator in  $1/f^2$  region of the phase noise spectrum. In this equation,  $\Gamma_{\rm rms}$  is the rms value of the impulse sensitivity function (ISF) of the oscillator,  $q_{\rm max}$  is the maximum charge displacement across the capacitor on the node,  $\Delta \omega$  is the offset frequency and  $\frac{\overline{l_n^2}}{dt}$  is the total output noise.

According to Equation (19), the total output noise,  $\frac{l_n^2}{df}$ , is the sum of current noise of AI part and the negative resistor.

$$\frac{\iota_{n,\text{total}}^2}{\Delta f} = \frac{\overline{\iota_{n,\text{AI}}^2}}{\Delta f} + \frac{\overline{\iota_{n,\text{NR}}^2}}{\Delta f}$$
(19)

 $\frac{\overline{l_{n,AI}^2}}{df}$  is current noise part of AI and  $\frac{\overline{l_{n,NR}^2}}{df}$  is current noise of negative resistance. The noise current of a MOSFET is modelled by channel-induced noise and gate-induced noise as:

$$\left(\frac{\overline{\iota_n^2}}{\Delta f}\right) = 4KT\gamma g_{ds} + 4KT\delta g_m \tag{20}$$

where  $g_{ds}$  and  $g_m$  are the output conductance and transconductance, K is Boltzmann's constant,  $\gamma \approx 2$  and  $\delta \approx 4$  for short channel devices. To reduce the phase noise of AI part,  $g_{m1}$  and  $g_{m4}$  should be reduced. In this case, according to (12),  $L_{eq}$  will be increased which lead to reduction in oscillation frequency. There is a trade-off between phase noise and oscillation frequency.

#### 4. Simulation results

The proposed circuit is simulated with Cadence Spectra in 0.18-µm CMOS technology. The designed VCO circuit requires 9.041 mA current from 1.8 V power supply voltage. In this circuit,  $R_f$  is a very effective element to control the centre frequency. By sweeping  $R_f$  from 0.2 k $\Omega$  to 1 M $\Omega$ , the output frequency changes from 2.55 GHz to 78 MHz. Figure 5 shows the variation of output frequency versus  $R_f$ . Figure 6 plots the output power of the VCO for  $R_f = 5 \ k\Omega$ . The oscillation frequency for  $R_f = 5 \ k\Omega$  is 1.4 GHz. In addition, the variation of output power and phase noise according to the  $R_f$  variation are shown in Figure 7.

As shown in Figure 7(a), the maximum and minimum output power is +14 dBm at 80 MHz (for  $R_f = 750 \text{ k}\Omega$ ) and -0.3 dBm at 2.55 GHz (for  $R_f = 0.3 \text{ k}\Omega$ ), respectively. This shows that by increasing  $R_f$ , the VCO output frequency decreases dramatically but output power increases slowly. Also, by increasing  $R_f$ , the phase noise decreases slowly. This means that there is a trade-off between the feedback resistance, phase noise and output power. According to Figure 7(b), the maximum and minimum phase noise are -80 dBc/Hz at 2.37GHz and -93 at 828 MHz, respectively.



Figure 5. VCO output frequency tuning with  $R_{\rm f}$ .



Figure 6. VCO output power for  $R_f = 5 \text{ k}\Omega$ .



Figure 7. (a) VCO output power variations according to  $R_{\rm f}$  variations. (b) Phase noise variations according to  $R_{\rm f}$  variations at 1 MHz offset frequency.

The variable resistor can be implemented by a PMOS transistor, as shown in Figure 8(a). The gate-source voltage control changes the resistance value. The tuning voltage varies from 0.1 V to 1.3 V and output frequency, which is extracted from the post-simulation of the VCO layout including GSG (Ground-Signal-Ground) pad and parasitic capacitors, varies from 2.3 GHz to 0.1 GHz as shown in Figure 8(b). Figure 9(a) and (b) shows the output power and the phase noise of VCO by variation of tuning voltage ( $V_t$ ), respectively.



Figure 8. (a) Tunable PMOS resistance. (b) Variation of VCO output frequency by tuning  $V_t$ .



Figure 9. (a) Variation of VCO output power for different tuning voltage  $(V_t)$ . (b) Variation of phase noise for different tuning voltage  $(V_t)$  at 1 MHz offset frequency.

Figure 10 shows the layout of the VCO circuit. The total size is  $80 \ \mu m \times 120 \ \mu m$  (without GSG pad). The summarised characteristics of the VCO from the simulation results are shown in Table 1. Table 2 compares this circuit with recently published VCOs. The characteristics of this VCO highlight its higher tuning-range and output power spectrum.

#### 5. Conclusion

A wide tuning-range AI-based VCO has been developed and implemented in 0.18- $\mu$ m CMOS technology. The tuning-range frequency is from 0.1 GHz to 2.5 GHz and output power is from +5 dBm to +15 dBm, whilst phase noise variation is from -80 dBc/Hz to -93 dBc/Hz at 1 MHz frequency offset. The total power dissipation is 16.27 mW.



Figure 10. VCO circuit layout with GSG pad.

Technology	0.18-μm CMOS			
Tuning range	0.1–2.5 GHz			
K <sub>VCO</sub>	2600 MHz/V			
V <sub>DD</sub>	1.8 V			
DC power (total)	16.27 mW			
DC power (AI core)	6.5 mW			
Output power level	+5 dBm to +15 dBm			
Phase noise at 1 MHz	-80 dBc/Hz to -93 dBc/Hz			

 $80 \ \mu m \times 120 \ \mu m$ 

Active inductor

Table 1. Performance summary of wide tuning-range VCO

Table 2. Comparison of published CMOS VCOs.

Tuning-range technique

Active area

Ref.	Process CMOS	Tuning range (GHz)	K <sub>VCO</sub> (MHz/V)	Power diss. (mW)	Output power (dBm)	Chip area µm <sup>2</sup>
Tzey et al. (2010)	0.18-μm CMOS	1.26–2.98	_	44.6	-5.3 to -18.7	585 × 679
Wei et al. (2005)	0.18-μm CMOS	2.7–5.4	_	18.4	-13.8 to -20.6	600 × 675
Lu et al. (2006)	0.18-μm CMOS	0.5–3	2500	6–28	-14 to -22	150 × 300
Mukhopadhyay et al. (2005)	0.18-μm CMOS	0.5–2	500	13.8	-21 to -29	300 × 300
This work	0.18-μm CMOS	0.1–2.5	2600	16.27	+5 to +15	80 × 120

#### References

- Bucossi, W., & Becker, J. P. (2008). Practical considerations in the Use of CMOS active inductors. IEEE Topical Meeting on Silicon In RF Systems, 90–93.
- Fillaud, M., & Barthelemy, H. (2008). Design of a wide tuning range VCO using an active inductor. 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, 2, 13–16.
- Hajimiri, A., & Lee, T. H. (1998). A general theory of phase noise in electrical oscillators. *IEEE Journal of Solid-State Circuit*, 33(2), 179–194.
- Hajimiri, A., & Lee, T. H. (2003). The design of low noise oscillator. Norwell, MA: Kluwer.
- Ismail, M., & Olsson, H. (2003). RF bandpass filter design based on CMOS active inductors. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, 50(12), 942–949.
- Lu, L. H., Hsieh, H. H., & Liao, Y. T. (2006). A wide tuning-range CMOS VCO with a differential tunable active inductor. *IEEE Transactions on Microwave Theory and Techniques*, 54(9), 3462– 3468.
- Mukhopadhyay, R., Park, Y., Sen, P., Srirattana, N., Lee, J., Lee, C. H., ... Laskar, J. (2005). Reconfigurable RFICs in Si-based technologies for a compact intelligent RF front-end. *IEEE Transactions on Microwave Theory and Techniques*, 53(1), 81–93.
- Vema Krishnamurthy, S., El-Sankary, K., & El-Masry, E. (2010). Noise-cancelling CMOS active inductor and its application in RF band-pass filter design. *International Journal of Microwave Science and Technology*, 1–8.
- Wei, C. C., Chiu, H. C., & Feng, W. S. (2005). An ultra-wideband CMOS VCO with 3–5 GHz tuning range. *IEEE International Workshop on Radio-Frequency Integration Technology*, November 30–December 2, Singapore.
- Yang, J. -T., Hsieh, S. -K., & Tsai, P. -J. (2010). A wide tuning range voltage-controlled oscillator with active inductors for bluetooth applications. *Proceedings of the 4th International Conference on Circuits, Systems and Signals, Stevens Point, WI: World Scientific and Engineering Academy and Society (WSEAS).*
- Yuan, F. (2008). CMOS active inductors and transformers principle, implementation, and applications. Berlin: Springer.